应答器上行链路信号自适应解调方法的FPGA实现
DOI:
作者:
作者单位:

1.兰州交通大学自动化与电气工程学院;2.中铁十六局集团铁运工程有限公司

作者简介:

通讯作者:

中图分类号:

U284.48

基金项目:

中国高校产学研创新基金(2021LDA07002)、教育部产学合作协同育人项目(202101023013)、四电BIM工程与智能应用铁路行业重点实验室开放基金(BIMKF-2021-06)、甘肃省自然科学基金(20JR5RA369)、甘肃省优秀研究生创新之星(2023CXZX-617)


FPGA implementation of adaptive demodulation method forbalise uplink signal
Author:
Affiliation:

1.Lanzhou Jiaotong University,School of Automation and Electrical Engineering;2.China Railway th Bureau Group Railway Transportation Engineering Co,Ltd

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    为降低电磁干扰对信号传输的影响,分析了应答器上行链路信号传输过程及其易遭受干扰信号的特点,设计了基于符号LMS算法的自适应解调方法。为在硬件平台中实现该解调方法,通过仿真计算,确定LMS算法的自适应算法中间变量变化范围,使用截位操作完成权值系数的更新,设置均衡器长度、步长因子、中值滤波系数分别为1、1/64、16,可在不占用过多硬件资源情况下获得良好的解调性能。解调算法在FPGA上予以验证,实验表明,当信噪比为6dB时,FPGA中自适应解调误码率为0.000001,在信噪比大于等于6 dB时,实测误码率与仿真分析误码率基本一致;FPGA自适应解调方法在列车不同速度等级下误码率均小于10-6。

    Abstract:

    In order to reduce the impact of electromagnetic interference on signal transmission, the balise uplink signal transmission process and its susceptibility to interference signals are analyzed, and an adaptive demodulation method based on the symbolic LMS algorithm is designed. In order to achieve the demodulation method in the hardware platform, the range of the intermediate variable of the adaptive algorithm of LMS algorithm is determined through simulation calculation. And the weight coefficient is updated by truncation operation. Setting the equalizer length, step factor, and median filter coefficient to 1, 1/64, and 16, respectively, can obtain excellent demodulation performance without occupying too much hardware resources. The demodulation algorithm is verified on FPGA. The experiment shows that the bit error rate of adaptive demodulation in FPGA is 0.000001 when the signal-to-noise ratio is 6 dB. And the measured bit error rate is basically consistent with the simulation bit error rate when the signal-to-noise ratio is greater than or equal to 6dB. The bit error rate of FPGA adaptive demodulation method is less than 10-6 at different train speed levels.

    参考文献
    相似文献
    引证文献
引用本文

李建国,薛千树,陈明福. 应答器上行链路信号自适应解调方法的FPGA实现[J]. 科学技术与工程, , ():

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2023-07-28
  • 最后修改日期:2023-11-02
  • 录用日期:2023-11-11
  • 在线发布日期:
  • 出版日期:
×
亟待确认版面费归属稿件,敬请作者关注